The electrical contact of metal-semiconductor (M-S) interface is normally evaluated using dc measurements like transfer of length model and volume transfer mode model. Preparation of these measurements needs high grade infrastructural facilities. Moreover, in the thin and nano-structure presences of surface states at the M-S interface perturb the dc results and led to the apparent conclusion. Influence of the surface states can be eliminated using the ac measurements. Considering M-S interface as a leaky capacitance a mathematical model has been developed in the present paper. Measuring M-S capacitance in three semiconducting films, e.g., n-Si, p-CdTe, and p-Cu 2 O and substituting these values in the developed model various parameters of the interface were evaluated. Results obtained by this method were compared with the results from dc measurements and these were comparable with each other. The scope of this paper is the application of this method to the laboratories lacking in high grade infrastructure.
I. INTRODUCTION
Recently substantial efforts are being made by many researchers all over the globe to fabricate nano devices and integrated circuits using thin oxide semiconductors. One of the crucial aspects in fabricating these semiconducting devices is to form an appropriate electrical contact over the active semiconducting surface for proper injection and extraction of electrical signal for their efficient operation. The injection and extraction of electrical signals are largely controlled by their electrical contact characteristics at the M-S interface. The standard method for evaluating the contact nature is reflected from the linearity of DC current-voltage (I-V) characteristics. However, linearity in I-V characteristics sometimes provides misleading information due to the formation of back to back contact of two Schottky barriers developed due to the difference in carrier densities at the M-S interface [1] . Combinations of two such back to back barriers generate linear characteristics but obscure the input and output information about the actual p-n junction. Moreover, the contacting material sometimes diffused in the semiconductors and modifies the semiconductor surface leading to the development of additional unwanted defects and surface states those perturb the device function. Thus, while looking for appropriate injection or extraction of signals into the actual p-n junction one has to form proper contact by removing these unwanted defects and surface states. The DC measurement is unable to isolate the effects of unwanted defects and surface states and presence of these provides misleading information on the input and output.
To resolve these issues a theoretical model consideration AC measurement was developed. The model was applied at the M-S contact of three thin semiconducting films, e.g., n-Si, p-CdTe and p-Cu 2 O, for evaluating their M-S contacting nature. The experimental data were fit into this model to extract the various parameters of the respective M-S contacts. The results showed that the parameters were at par with the standard DC measurements reported in [2] - [10] .
In this model we assumed the electrical circuit between the M-S contacting points A & B as shown in fig. 1(a & b) . Here two subsequent M-S contacts are described as a combination of capacitances C, connected in series with contact resistances R C , and lateral resistance R L . The capacitance C is shunted by a shunt resistance R Sh originating from defects and surface states. By measuring the equivalent capacitance (C / ) and equivalent shunt resistance (R / ) ( fig. 1c) , and then substituting their values in the mathematical model, the values of R C , R L and modified sheet resistances of the semiconducting surface was evaluated.
II. MATHEMATICAL MODEL
In DC measurements researchers use the standard transfer of length model (TLM) and volume transfer mode (VTM) model measurements to characterize M-S contacts [11] , [12] . In these measurements the total resistance, R T , between the contacting pads was evaluated without considering the influence of R Sh . By measuring R T and plotting its variation with pad distances, various parameters of the M-S contact were evaluated. In this paper, we like to report on AC measurements that consider the contributions from all capacitance and resistances as indicated in fig. 1b 
Using impedance matched conditions for the measuring bridge at angular frequency ω, the values of C / and R / were directly recorded. As the bridge operated in impedance matched conditions, the total impedance (Z and Z / ) of the two systems in fig. 1b and 1c was considered as equal. Thus:
With R T = R L + 2R C , the real part of equation (1) is:
and that of imaginary part is:
The equivalent impedance (Z / ) in figure 1d is given by:
with the real part equation (2):
and its imaginary part:
Comparing the real and imaginary parts of equation (1) and (2), R T becomes:
If we consider the M-S capacitance as a parallel plate with relative permittivity of the interface ε r , depletion layer thickness d, substrate thickness t, contact area A, contact resistivity ρ C , bulk resistivity ρ b and modified bulk resistivity ρ / b , then:
and
Measurements were conducted at a frequency of 100 kHz to get the stable value of C. It was speculated that measurements 180 VOLUME 4, NO. 4, JULY 2016 at this frequency neutralize the influence of the surface states as indicated in fig. 2 . At this frequency the capacitance value was in the pF range, which allowed us to assume that ω 2 C /2 R /2 << 1 and thus, C / of equation (5) can be approximated as:
Equation ( 
III. EXPERIMENTAL PROCEDURE
In order to examine the validity of the model, a number of contacting pads were deposited over three thin semiconducting surfaces mentioned above. The pads, with dimensions of 200 µm x 10 µm, were placed 10 µm apart were fabricated using standard photolithography technique. Aluminum was used as the contacting material for n-Si with Au-Cu and Au-Ni being used in the case of p-CdTe and p-Cu 2 O respectively. All of the pads were deposited using both dry (vacuum evaporation) and wet (screen printing and electroless) processes. After pad fabrication, the semiconductors were heat treated in vacuum at 220 • C for 7-10 minutes to ensure proper contact formation.
For the experiments, standard n-Si substrates were used and p-CdTe and p-Cu 2 O films were fabricated on glass substrates using a closed spaced sublimation (CSS) process and plasma oxidation process [13] . The DC measurements were conducted using the methods as described in [14] and [15] . Capacitance measurements were carried out with a Keithley 590 CV Analyzer at a frequency of 100 kHz.
IV. RESULTS AND DISCUSSION
In the present study, both AC and DC measurements were conducted as a function of semiconductor thickness and contact area. For the AC measurements, variations of C / with t and A −1 are presented in figs. 3a and 3b respectively, they can be seen to follow the trends expected from the model described in the previous section. Calculating the slope and intercepts of these two plots, we extract the contact resistivity, bulk resistivity; and the modified M-S interface resistances. The extracted parameters are presented in Table 1 . The values of the parameters in VTM and capacitance measurements are very close. This may be due to the elimination of surface states while preparing the contact area and the semiconducting surface.
In the TLM measurements, the structures were fabricated in a single step and if any defect / fault originated during the fabrication process then it was embedded in the total measurements. This may be one of the possible reasons behind the variation of results in these measurements. The p-CdTe is a large workfunction material and Cu 2 O is an oxide semiconductor thus formation of ohmic contacts to these semiconductors is problematic. This problem has been overcome using the electroless technique as this process initiates surface engineering [14] for auto-catalysis of VOLUME 4, NO. 4, JULY 2016 181 
V. CONCLUSION
The experimental results from the AC measurements were compared with similar studies conducted using DC measure- ii. The nano-structured films contain a large number of grain boundaries which can act as charge traps. This may influence the value of measured capacitance, particularly at low frequencies. As the present measurements were conducted at high frequency, this effect was minimized.
Despite the limitations, the experimental values are in good agreement with the proposed model. However, to overcome the problems developed in the measurements the following points may be consider in the light of the light of the experimentations and these are;
1. The DC measuring systems have to be built up with the facilities of both hardware and software to determine the value of the resistances both in forward bias as well as in reversed biased condition of the M-S contact. If in both cases the measured values of resistances are equal then it will put warrant for the need for AC measurements.
2. If a barrier layer is introduced to overcome the problems in making M-S contact then the model could be consider as the combination of two capacitances as Metal-Barrier layer (M-B) capacitance in series with Barrier layer-Semiconductor (B-S) capacitance. Then, in the calculation instead of one capacitance one has to extract the influence of the additional B-S capacitance and see it influence in the total measurements.
3. If the processing of the substrates could be done in ultra high vacuum conditions then there will be the possibilities in obtaining the defect / abnormalities free M-S structure. In that case both DC and AC measurement may have the possibility to converge together.
This study also indicated that the present method is a more useful approach in the case of nano-structured materials where applications of DC measurements have their limitations.
